Welcome to the CAN-bus Wiki project

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
controllers:altera [2012/09/07 20:42] – heinzcontrollers:altera [2018/08/21 23:09] (current) – external edit 127.0.0.1
Line 3: Line 3:
  
  
-[[External Link]]+[[http://www.altera.com | Altera]]
 ===== SoC ===== ===== SoC =====
- Cyclone® V and Arria® V FPGA fabric, a dual-core [[ARM® Cortex™-A9 MPCore™|www]] processor, + Cyclone® V and Arria® V FPGA fabric, a dual-core [[http://www.altera.com/devices/processor/arm/cortex-a9/m-arm-cortex-a9.html?WT.mc_id=sa_pr_al_ne_tx_a_412 | ARM® Cortex™-A9 MPCore™]] processor.\\  
- +The Cyclone V SoC FPGA Hard Processor System has two CAN channels.
 ===== FPGA ====== ===== FPGA ======
-http://www.altera.com/devices/processor/arm/cortex-a9/m-arm-cortex-a9.html?WT.mc_id=sa_pr_al_ne_tx_a_412 
  
 ===== 8 bit Controllers ===== ===== 8 bit Controllers =====

Trace:

QR Code
QR Code controllers:altera (generated for current page)