Welcome to the CAN-bus Wiki project

Differences

This shows you the differences between two versions of the page.

--- controllers:texas_instruments [2018/01/13 13:16] – [Stand alone CAN Controllers] TCAN 4550 added heinz
+++ controllers:texas_instruments [2022/07/19 13:18] – [System Basic Chip] heinz
@@ Line 55: / Line 55: @@
     * [[http://www.ti.com/ww/de/mcu/concerto/index.shtml|Concerto]] [[http://www.ti.com/lit/gpn/f28m35h52c|F28M3x (PDF)]], Dual-subsystem MCUs, ARM Cortex-M3™ core with C2000’s C28x core on to one device. Two CAN controllers (Bosch [[http://www.semiconductors.bosch.de/en/ipmodules/can/canipmodules/d_can/d_can.asp| D_CAN IP]]) are connected to the Cortex-M3 core. 32 message objects. Programmable FIFO mode for message objects. Automatic bus on after Bus-Off state by a programmable 32-bit timer.
+===== 64 bit Controllers =====
+AM654 SoC TI AM654 “Keystone III” quad core Arm Cortex-A53 + dual lockstep Cortex-R5F processor. with dual dual CAN-FD using Bosch M_CAN. First information [[https://www.cnx-software.com/2018/10/04/texas-instruments-am654-64-bit-arm-processor/ | here]]. And a technical manual [[http://www.ti.com/lit/ug/spruid7a/spruid7a.pdf | PDF]].
 ===== DSPs =====
@@ Line 67: / Line 75: @@
     * Programmable FIFO mode for message objects
 ==== Mixed ====
-[[ www.ti.com/c28x_arm_cortex-m3 | F28M3x]] dual-subsystem microcontroller combines an ARM Cortex-M3™ core with the C28x core on to one device. The C28x with up to 150MHz is optimized for Real-time control. The M3x with up to 100MHz is optimized for Host communications: Ethernet, USB, CAN, UART, SPI, I2C and Scheduling and Operating Systems. The Cortex M3 CPU has two CAN channels.\\ See above **Concerto** family.
+[[ http://www.ti.com/c28x_arm_cortex-m3 | F28M3x]] dual-subsystem microcontroller combines an ARM Cortex-M3™ core with the C28x core on to one device. The C28x with up to 150MHz is optimized for Real-time control. The M3x with up to 100MHz is optimized for Host communications: Ethernet, USB, CAN, UART, SPI, I2C and Scheduling and Operating Systems. The Cortex M3 CPU has two CAN channels.\\ See above **Concerto** family.
-==== SoC Processors for Advanced Driver Assist Systems (ADAS) ====
+===== SoC Processors for Advanced Driver Assist Systems (ADAS) =====
+  * [[ https://www.ti.com/product/DRA80M | DRA80M]] Jacinto™ Infotainment Applications Processor, up to quad Arm Cortex-A53 and integrated MCU with dual Arm Cortex-R5F for automotive gateway, 2× Modular Controller Area Network (MCAN) modules with full CAN-FD support :-)
+  * [[ https://www.ti.com/document-viewer/DRA829V/datasheet/device-overview-dev-overview#Dev_Overview| DRA829V]] - NEW - Gateway & vehicle compute application processor, Dual 64-bit Arm®Cortex®-A72 microprocessor subsystem at up to 2.0 GHz, 24K DMIPS, 14+2(ARM Cortex F5 Co) Modular Controller Area Network (MCAN) modules with full CAN-FD support :-)
+  * [[https://www.ti.com/product/DRA726/datasheet | DRA726-SPRS956H]]  1.5 GHz Arm Cortex-A15 with Graphics & DSP(C66x) for Infotainment & Cluster, 2 x DCAN
+  * [[https://www.ti.com/product/DRA746/datasheet | DRA746]]  Dual 1.5 GHz Arm Cortex-A15 SoC processor with graphics & DSP(C66x) for automotive infotainment & cluster, 2 x DCAN
   * [[http://www.ti.com/product/tda2 | TDA2x]] ARM® Dual Cortex™-A15 Microprocessor, C66x™ Floating-Point VLIW DSP, ARM Cortex™-M4 Image Processor (IPU). Two DCAN modules. [[http://www.ti.com/lit/ds/symlink/tda2.pdf | TDA2x(PDF)]].
    * [[http://www.ti.com/product/tda3 | TDA3x]] Up to two C66x Floating-Point VLIW DSP, and Dual ARM® Cortex®-M4 Image Processor (IPU). Two DCAN modules. [[http://www.ti.com/lit/ds/symlink/tda3.pdf | TDA3x(PDF)]].
 ===== Stand alone CAN Controllers =====
-  * [[http://www.ti.com/product/TCAN4550-Q1 | TCAN 4550]] stand-alone CAN FD protocol controller. On-chip is also a 5-Mbit/s qualified transceiver. common mode range is ±12 V; wake up via remote wake-up using Wake Up Pattern (WUP ISO 11898-2); [[http://www.aecouncil.com/AECDocuments.html | ACE Q100]]-qualified -40 °C to +125 °C.  (av. since Jan. 2018) [[http://www.ti.com/lit/ds/symlink/tcan4550-q1.pdf | data sheet]]
+  * [[http://www.ti.com/product/TCAN4550-Q1 | TCAN 4550]] stand-alone CAN FD protocol controller. Automotive system basis chip (SBC) with integrated CAN FD controller & transceiver. On-chip is also a 5-Mbit/s qualified transceiver. common mode range is ±12 V; wake up via remote wake-up using Wake Up Pattern (WUP ISO 11898-2); [[http://www.aecouncil.com/AECDocuments.html | ACE Q100]]-qualified -40 °C to +125 °C.  (av. since Jan. 2018) [[http://www.ti.com/lit/ds/symlink/tcan4550-q1.pdf | data sheet]]
+===== System Basic Chip =====
+  * [[http://www.ti.com/product/TCAN4550-Q1 | TCAN4550-Q1]]  Automotive-System Basis Chip (SBC), SPI interface with CAN FD :-) controller and transceiver up to 5 Mbit/s; Watchdog-Timer and Failsafe-Modi;  integrated 125 mA-LDO (Low-Dropout-Linearregler), Wake-up mode; AEC Q100: qualified for automotive applications, Temperature grade 1: –40°C to 125°C; CAN FD controller	supports both ISO 11898-1:2015 and Bosch M_CAN Revision 3.2.1.1. [[http://www.ti.com/lit/ds/symlink/tcan4550-q1.pdf | data sheet]]

Trace:

Differences

Navigation

Search

Toolbox

QR Code